Thread level parallelism: It's time now !

André SeznecIRISA/INRIACAPS team

1

Focus of high performance computer architecture

- Up to 1980 \rightarrow Mainframes
- Up to 1990
	- \rightarrow Supercomputers
- \mathcal{L}_{eff} Till now:
	- \rightarrow General purpose microprocessors
- $\mathcal{L}_{\mathcal{A}}$ Coming:
	- \rightarrow Mobile computing, embedded computing

Uniprocessor architecture has driven performance progress so far

The famous "Moore's law" \odot

"Moore's Law": predict exponential growth

 $\mathcal{L}_{\mathcal{A}}$ Every 18 months:

> \rightarrow The number of transistors on chip doubles \rightarrow The performance of the processor doubles \rightarrow The size of the main memory doubles

30 years IRISA = $1,000,000 \text{ x}$

Moore's Law: transistors on a processor chip

Moore's Law: bits per DRAM chip

Moore's Law: Performance and the CAPS group ☺

And parallel machines, so far ..

- $\mathcal{L}_{\mathrm{in}}$ Parallel machines have been built from every processor generation:
	- \rightarrow Hardware coherent shared memory processors:
		- Dual processors board
		- Up to 8-processor server
		- Large (very expensive) hardware coherent NUMA architectures
	- \rightarrow Distributed memory systems:
		- Intel iPSC, Paragon
		- clusters, clusters of clusters ..

Parallel machines have not been mainstream so far

But it might change

But it will change

What has prevented parallel machines to prevail ?

- $\overline{}$ Economic issue:
	- \rightarrow Hardware cost grew superlinearly with the number of processors
	- \rightarrow Performance:
		- Never been able to use the last generation micropocessor:
	- \rightarrow Scalability issue:
		- Bus snooping does not scale well above 4-8 processors
- $\mathcal{L}_{\mathcal{A}}$ Parallel applications are missing:
	- \rightarrow Writing parallel applications requires thinking "parallel"
	- \rightarrow Automatic parallelization works on small segments

What has prevented parallel machines to prevail ? (2)

- We (<u>the computer architects</u>) were also guilty☺:
	- \rightarrow We just found how to use these transistors in a uniprocessor
- $\overline{}$ IC technology brought the transistors and the frequency
- \blacksquare We brought the performance \odot :
	- \rightarrow Compiler guys also helped a little bit \odot

Up to now, what was microarchitecture about ?

- $\mathcal{L}_{\mathcal{A}}$ Memory access time is 100 ns
- \mathcal{L}_{max} Program semantic is sequential
- $\mathcal{L}_{\mathcal{A}}$ Instruction life (fetch, decode,..,execute, ..,memory access,..) is 10-20 ns

How can we use the transistors to achieve the highest performance as possible?

→ So far, up to 4 instructions every 0.3 ns

The architect tool box for uniprocessor performance

- **Pipelining**
- **Instruction Level Parallelism**
- **Speculative execution**
- **Memory hierarchy**

Pipelining

 $\mathcal{L}_{\mathcal{A}}$ Just slice the instruction life in equal stages and launch concurrent execution:

time

+ Instruction Level Parallelism

+ out-of-order execution

To optimize resource usage:

Executes as soon as operands are valid

+ speculative execution

- **10-15 % branches:**
	- → On Pentium 4: direction and target known at cycle 31 !!
- $\mathcal{L}_{\mathcal{A}}$ Predict and execute speculatively:
	- \rightarrow Validate at execution time
	- \rightarrow State-of-the-art predictors:
		- [≈]2 misprediction per 1000 instructions
- Also predict:
	- \rightarrow Memory (in)dependency
	- \rightarrow (limited) data value

+ memory hierarchy

+ prefetch

■ On a miss on the L2 cache: Stops for 300 cycles ! ?!

■ Try to predict which memory block will be missing in the near future and bring it in the L2 cache

Can we continue to just throw transistors in uniprocessors ?

- •Increasing inst. per cycles?
- •Larger caches ?
- •New prefetch mechanisms ?

One billion transistors now !! The uniprocessor road seems over

- \mathcal{L}^{max} 16-32 way uniprocessor seems out of reach: \rightarrow just not enough ILP
	- \rightarrow quadratic complexity on a few key components: register file, bypass, issue logic,..
	- \rightarrow to avoid temperature hot spots:
		- very long intra-CPU communications would be needed
	- \rightarrow 5-7 years to design a 4-way superscalar core:
		- How long to design a 16-way ?

One billion transistors: Process/Thread level parallelism.. it's time now !

- Simultaneous multithreading: \rightarrow TLP on a uniprocessor !
- **Chip multiprocessor**

Combine both !!

Simultaneous Multithreading (SMT): parallel processing on a uniprocessor

- **Filter 1 Interior 1 Incidence 1 Incidence** processors
- SMT:
	- \rightarrow Sharing the functional units on a superscalar processor between several process
- **Advantages:**
	- \rightarrow Single process can use all the resources
	- \rightarrow dynamic sharing of all structures on parallel/multiprocess workloads

The Chip Multiprocessor

- Put a shared memory multiprocessor on a single die:
	- \rightarrow Duplicate the processor, its L1 cache, may be L2,
	- \rightarrow Keep the caches coherent
	- \rightarrow Share the last level of the memory hierarchy (may be)
	- \rightarrow Share the external interface (to memory and system)

General purpose Chip MultiProcessor (CMP): why it did not (really) appear before 2003

- $\mathcal{L}_{\mathcal{A}}$ Till 2003 better (economic) usage for transistors:
	- \rightarrow Single process performance is the most important
	- \rightarrow More complex superscalar implementation
	- \rightarrow More cache space:
		- Bring the L2 cache on-chip
		- Enlarge the L2 cache
		- Include a L3 cache (now)

Diminishing return !!

General Purpose CMP: why it should not still appear as mainstream

- $\mathcal{L}_{\mathcal{A}}$ No further (significant) benefit in complexifying single processors:
	- → Logically we shoud use smaller <u>and cheaper</u> chips
	- \rightarrow or integrate the more functionalities on the same chip:
		- E.g. the graphic pipeline
- $\mathcal{L}_{\mathcal{A}}$ Very poor catalog of parallel applications:
	- \rightarrow Single processor is still mainstream
	- \rightarrow Parallel programming is the privilege (knowledge) of a few

General Purpose CMP: why they appear as mainstream now !

The economic factor:

- -The consumer user pays 1000-2000 euros for a PC
- -The professional user pays 2000-3000 euros for a PC

A constant:

The processor represents 15-30 % of the PC price

Intel and AMD will not cut their share

Chip multiprocessor: what is the situation (2005) ?

- PCs : Dual-core Pentium 4 and Amd64
- Servers:
	- \rightarrow Itanium Montecito: dual-core
	- → IBM Power 5: dual-core
	- → Sun Niagara: 8 processor CMP

 General Purpose Multicore SMT: an industry reality Intel and IBM

- **Intel Pentium 4 was developped as a 2-context SMT:** \rightarrow Coined as hyperthreading by Intel \rightarrow Dual-core SMT \odot
- **Intel Itanium Montecito: dual-core 2-context SMT**

■ IBM Power5 : dual-core 2-context SMT

a 4-core 4-thread SMT: think about tuning for performance !

Shared L3 Cache

HUGE MAIN MEMORY

a 4-core 4-thread SMT: think about tuning for performance ! (2)

- $\mathcal{L}_{\mathcal{A}}$ Write the application with more than 16 threads
- $\overline{}$ Take in account first level memory hierarchy sharing !
- $\mathcal{L}_{\mathcal{A}}$ Take in account 2nd level memory hierarchy sharing !
- $\mathcal{L}_{\mathcal{A}}$ Optimize for instruction level parallelism

Hardware TLP is there !!

But where are the threads/processes ?

A unique opportunity for the software industry: hardware parallelism comes for free

Waiting for the threads (1)

- \mathbb{R}^3 Generate threads to increase performance of single threads:
	- \rightarrow Speculative threads:
		- Predict threads at medium granularity
			- Either software or hardware
	- \rightarrow Helper threads:
		- Run ahead a speculative skeleton of the application to:
			- Avoid branch mispredictions
			- Prefetch data

Waiting for the threads (2)

- **Hardware transcient faults are becoming a concern:** \rightarrow Runs twice the same thread on two cores and check integrity
- **Security:**

 \rightarrow array bound checking is nearly for free on a outof-order core

Waiting for the threads (3)

Hardware clock frequency is limited by: → Power budget: every core running \rightarrow Temperature hot-spots

• On single thread workload: \rightarrow Increase clock frequency and migrate the process

Conclusion

- **Hardware TLP is becoming mainstream for general**purpose computing
- **Moderate degrees of hardware TLPs will be available** for mid-term
- That is the first real opportunity for the whole software industry to go parallel !
	- \rightarrow But it might demand a new generation of application developpers !!